●Method 1
○STEP 1
○STEP 2
Can use Datasheet button to check specified IP core datasheet
●Method 2
○STEP 1
○STEP 4 set FPGA options
○STEP 7 After generating IP, the v code for simulating will be unser "ipcore_dir" folder,
Add the v code for simulating.
Done!
沒有留言:
張貼留言